Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
rq1
31 days ago
|
parent
|
context
|
favorite
| on:
Vsora Jotunn-8 5nm European inference chip
The next generation will include another processor to offload the inference from the RISC V processors used to offload inference from the host machine.
ddalex
31 days ago
[–]
The next next generation will include memory to offload memory from the on chip memory to the memory on memory (also known as SRAM cache)
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search:
